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Abstract 
 
This thesis proposes parasitic aware design techniques for concurrent Multi-Band 
impedance matching networks.  Different concurrent L-matching networks are 
analyzed and the substantial impact of component non-idealities on matching 
performance is addressed. To counter these impacts, the design methodology is 
modified and the improvement is verified for different concurrent dual-band 
networks. The same techniques are extended for quad band concurrent L-matching 
networks. The proposed parasitic aware methods are validated through practical 
components from Coilcraft and Murata libraries (offchip) and UMC 0.18_um 
RFCMOS technology (on-chip). The results show considerable improvement in both 
off-chip and onchip scenarios. Hence, the proposed method is much useful in low 
power concurrent multi band RF circuit design. 
 
The new methodology for broadband impedance matching has been discussed. In 
this the cascaded Highpass and Lowpass LC sections are designed at lower cutoff 
and  Higher cutoff frequencies respectively. Bandwidth can be changed for given 
reflection coefficient. From this methodology a flat band is obtained.  
 
In this document ,the parasitic impact on broadband impedance matching network is 
analyzed. In narrow band impedance matching the component parasitic degrades the 
matching performance. The impact of parasitic are significant hence parasitic aware 
techniques are introduced to improve the performance in real environment. In 
broadband  impedance matching , the impact of parasitics  are analyzed for  different  
topologies using real and imaginary impedance equations. The observation made 
from this analysis is that, the impact of parasitic on broadband impedance matching 
is not significant.    
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1. Introduction 
 
1.1 Introduction 
  
 The rapid growth in mobile technology and the consumer demands makes the 
mobile devices to be more compact, configurable, low power and low cost. In 
the present scenario, the modern mobile devices need to support multiple mobile 
 standards like GSM900, DCS1800, UMTS2100 etc., and other short range 
communications like Bluetooth, WiFi, GPS, FM etc., as added services. To 
support multiple Radio Frequency (RF) standards in a single device, the inbuilt 
radio should be multi-band capable [1]-[4]. Multi-band performance can be 
realized by using either of i) multiple narrow-band, ii) configurable narrow-band 
iii) wide-band iv) concurrent multiband hardware. The configurable narrow-
band network is incapable, when multiple standard connectivity is needed 
simultaneously. As an example, an on the drive map utility needs GPS 
connectivity for position information and WiFi or GPRS for map data [5]. 
Moreover, the reconfigurable architecture reduces the sensitivity of the receiver. 
The wide-band network shows poor performance in a case, where stronger out of 
 band blockers exist. The multiple narrow-band needs complex hardware which 
leads large chip area and hence high cost. On the other hand, concurrent multi-
band system overcomes all these negatives and will be most suitable for multi-
standard radio implementation [6]-[9]. 
In concurrent multi-band circuit, the input reflection must be minimized to 
achieve maximum power transfer from source to load and thus better overall 
performance. Passive impedance matching is a key way for achieving this in low 
power RFIC design perspective [10], [11]. Low Noise Amplifier (LNA) input 
impedance matching and antenna impedance matching are the specific matching 
requirement in receiver and transmitter respectively. In concurrent multi-band 
RF circuits, the matching has to be achieved all the required bands 
simultaneously to reduce reflection. There are different approaches proposed in 
literatures for concurrent dual band matching, like L-match, PI-match and T-
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match and each network can be bandpass or bandstop nature [12], [13] . A 
generic design approach for multi-band concurrent matching network design is 
introduced in [13]. In all the design approaches, the passive components are 
taken as ideal and their parasitic impacts were never addressed. But the quality 
factor of the on-chip passives are in the range of ten, which leads to considerable 
impact by the parasitics associated with them. Impacts of component non-
idealities in RF circuits and the need of parasitic aware design is presented in 
[14]. Recent literatures [15]-[17] proposed dynamic and adaptive tuning of 
component values for better matching performances. However, to achieve the 
dynamic matching, the additional complex control mechanism is required. This 
control algorithm may be implemented in on-chip or software control with 
external interfaces. In such cases, the complete system need more hardware and 
software resources and the design will be more time consuming. Hence, there is 
a need of generic analytical approach for designing multi-band concurrent 
matching networks accounting their inherent parasitics in the design phase itself. 
  
1.2 Aim and Motivation 
 
Modern mobile handsets need to support multiple wireless standards like GSM, 
UMTS, Bluetooth, GPS, WLAN, as well as FM. Each of these standards are 
specified at different frequencies and moreover, standards such as GSM and 
UMTS themselves are specified for different frequency bands in different 
regions of the world. This requires a handset to be capable of supporting 
multiple radio frequencies. Users of mobile handsets routinely use 2–3 
services/radios at the same time. For example, a scenario where a user would use 
GPS for location services, data services to access maps, and Bluetooth services 
to pair a headset while driving, can easily be imagined. In handsets that are 
available in the market, multiple radios are supported by dedicated hardware for 
each radio. This is a sub-optimal solution in terms of hardware sharing and 
power consumption. Reconfigurable circuits are used 
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Figure 1.1 . Aim and Motivation.  
 
1.3 Literature Survey 
 
Reconfigurable circuits are used to support multiple frequencies, but not at 
the same time. Moreover, in general, reconfigurability is achieved by 
switches which, at the RF front-end reduce the sensitivity of the receiver 
[12]–[14]. One can also use wide-band circuits to support multiple standards 
[15]–[18], but requires a careful frequency planning and filtering as the 
number of interferers are high. An alternate architecture which can 
potentially overcome all the above mentioned challenges has been suggested 
in [19]. This architecture, makes it possible to share a single LNA/PA by 
multiple radio systems through the use of switch-less multi-band matching 
networks [20]–[24]. Several multi-band matching networks have been 
reported in the recent past [25]–[31]. Among these, [28]–[31] discuss only 
the design of dual-band matching networks. [25], [26] are based on 
cascading of L-match networks (composed of distributed and/or lumped 
elements) tuned to different frequencies. [27] is a multi-band matching 
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network using transmission lines, and solves a system of non-linear 
equations with a set of given constraints. All of the above methods increase 
in complexity as the number of bands increases. Further, little intuition is 
gained as far as circuit design is concerned. 
 
1.4 Contribution of Thesis 
 
This work focuses on the design of systematic and generic impedance 
matching networks for RF front end. The main contributions of this research 
work are as follows: 
 
 A generic and systematic techniques Equivalent impedance method and 
parasitic absorption  method for designing multiband impedance matching 
including component parasitic are proposed.  
 Discussed new method for designing Broadband impedance matching 
networks which provides uniformity over a band. 
 Mathematically analyzed the  impact of component  parasitics on broadband 
impedance matching. 
 
2. Concurrent Multi-band Impedance 
Matching 
 
2.1       Introduction  
 
The design of concurrent dual band L-matching network is derived from simple 
narrow band L-matching network. The type of L-matching network can be any 
of the possible four circuits. 
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Fig. 2.1. Concurrent Dual-Band L-match Networks 
 
 1) Low Pass High to Low (LP-HtoL) 
 2) Low Pass Low to High (LP-LtoH) 
 3) High Pass High to Low (HP-HtoL) 
 4) High Pass Low to High (HP-LtoH) 
  
Hence the transformed band pass circuit for concurrent operation will also be in four 
categories. The possible concurrent dual band circuits derived from narrow band L-
match circuits are shown in Fig. 1. In need of multiple degrees of freedom (circuit 
quality factor and transformation ratio), the Pi and T-matching works are also being 
used. However, by the benefit of circuit simplicity and less number of components, 
L-matching networks are more preferred [18]-[19]. Therefore this document 
emphasizes on concurrent multi-band L-matching networks. Matching performance 
of the networks degrade due to the inherent parasitics of passive components and are 
noticed in literatures [6], [13]. To get an insight of that, we have analyzed the impact 
of component non-idealities and the modified methods to improve the performance 
are addressed in the following section. 
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2.2 Parasitic Aware Technique For Concurrent Dual-Band Network 
  
Parasitic Impact on Matching Performance The design methods briefed in 
literatures provide a good matching performance when the components are ideal (Q 
=1). In the real scenario, component quality factors are always finite and even too 
low values in on-chip case. These parasitic will impact the circuit performance in 
terms of matching quality and matching frequency. As example, a concurrent 
dualband band-pass high to low (CC-DB-BP-HtoL) L-matching network is detailed 
below. The series parasitic resistance associated with inductor and capacitor can be 
written in terms of their quality factor as shown below (1). 
 
                                      
  
  
          ,         
  
  
                                                 (1)  
 Table I lists the derived component values for matching from 500Ω  load to 50Ω 
 source impedance in ideal case. Matching performance (in terms of input reflection 
coefficient S11) of the circuit with the tabulated component values are plotted in 
ideal case and two different quality factor cases and are shown in Fig. 2. From the 
figure, it is clear that the parasitic impact 
 
Table I 
Component values for cc-db-bp l-matching network for 
R1 = 50, R2 = 500. 
f1,f2 (GHz) Ls (nH) Cs (pF) Lp (nH) Cp (pF) 
0.9, 1.8 26.5 0.59 14.7 1.06 
1.8, 2.4 39.8 0.15 3.68 1.59 
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Fig. 2.2 Parasitic Impact of Non-ideal components in Matching Network 
 
 
 Fig. 2.3. Transformation of ideal to real L-matching and Concurrent Dual Band 
Matching Circuit 
 
is prominent and is even crucial in on-chip case. Hence, the parasitic impacts should 
be accounted in the design phase for achieving better matching performance. For 
this, in the below subsections, we propose two parasitic aware design methods for 
designing concurrent dual-band matching networks.  
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2.2.1. Equivalent Impedance Method 
  
 The ideal CC-DB-BP-HtoL L-matching circuit and its step by step transformation 
into parasitic aware concurrent band pass circuit is shown in Fig. 3. The proposed 
design approach is explained in two steps. In first, a narrow band low pass L-
matching (LP-HtoL) network components (LS and CP ) are designed using 
parasitic aware L-matching technique [20] and the rest two components (LP and 
CS) are derived form the total impedance equation (including component 
parasitics). In second step, using the above derived component values (LP and 
CS), the initial L-matching (LS and CP ) components are recalculated for better 
performance. The derivation followed by a design example is explained below. 
  
1) Step-1: In the first step of the proposed approach, the narrow band low pass 
L-matching network is derived using parasitic aware method as given in [20] 
to calculate the initial two components LS and CP . The input impedance of 
the Lmatching circuit including the component parasitic is 
 
                 
 
  
 
 
        
   
  
 
 
   
  
     
                                  
By separating the real and imaginary part of the load impedance and equating it 
to its source counterpart, the following quadratic equations were obtained 
 
   
    
 
  
        
   
  
    
 
  
 
 
  
     
                             
 
   
    
 
    
      
    
  
  
   
  
    
 
  
 
 
  
   
  
 
  
              
 
Where      
  
  
  s system quality factor 
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 By solving (3) and (4), the component values for narrow band L-matching 
network including their parasitics are calculated for the frequency        
  . Then, this parasitic aware narrow band LP L-matching network is converted 
into CC-DB-BP network using the frequency transformation method given in 
[13]. And the remaining two components are derived by accounting their 
parasitics through equivalent impedance method.  
 
 In this, the impedance equation for the complete circuit is derived including load 
impedance and all component parasitic. Then it is solved for the two unknown 
components (LP and CS) at frequency          . The complete derivation 
are presented in detail below. 
  
Considering all the parasitic, the input impedance of the circuit becomes, 
        
   
  
      
   
  
 
 
 
  
 
 
     
   
  
 
 
      
   
  
           
 
By splitting real and imaginary part of the input impedance and equating those to 
their source impedance counterpart leads to two quadratic equations as given 
below.  
The value of XLP and hence LP can be found by solving the quadratic equation 
(6) 
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Calculation of XCS and thus CS is also derived in a similar fashion by solving the 
quadratic equation (15) 
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Table II 
Derived component values in step.1 of equivalent impedance 
Method for cc-db-bp network. 
 
 H to L (500Ω to 50Ω) L to H (5Ω to 50Ω) 
QL, 
Qc 
Ls 
(nH) 
Cs 
(pF) 
Lp 
(nH) 
Cp 
(pF) 
Ls 
(nH) 
Cs 
(pF) 
Lp 
(nH) 
Cp 
(pF) 
∞, ∞ 26.5 0.59 14.8 1.06 2.65 5.9 1.48 10.6 
50, 100 24.6 0.63 13.2 1.17 2.62 5.73 1.61 9.3 
5, 30 17.4 0.89 6.26 2.49 3.64 4.12 2.99 5.01 
 
 
 
 
(a) High to Low: Off-Chip 
 
(b) High to Low: On-Chip 
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(c) Low to High: Off-Chip 
 
(d) Low to High: On-Chip 
 
Fig. 4. S11 response of CC-DB-BP L-matching Networks with derived 
components using Step.1 of Equivalent Impedance method 
 
Using equations (3), (4, (6) and (15) the component values are derived for 500to50 
matching in different quality factors. The same method is extended for low to high (5 
  to 50 ) matching network as well. The component values calculated for 0.9GHz and 
1.8GHz in these two cases are listed in Table II.  
 
The S11 plots of the L-matching circuits using these component values are shown 
in Fig. 4. From the Fig. 4 it is clear that, the proposed parasitic aware concurrent 
dual-band design approach (stpe-1) improves the matching performance. 
 
      Though this method gives improved matching performance as compared to 
lossy components performance, a frequency drift is observed. To overcome this 
issue, the derivation procedure is extended in Step-2, where LS and CP are 
recalculated again with respect to overall system perspective (total impedance), as 
described below.  
 
2) Step:2: In this step, the solution for initial components (LS and CP ) are 
derived again from the overall impedance equation by substituting the pre-
calculated LP and CS. 
 
 For this, the real and imaginary part of overall impedance equation given in (5) is 
splitted. Equating these with their source impedance counterpart, two quadratic 
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equations are derived for the two unknown variables (LS and CP ), as given in (24) 
and (33). The complete derivation is given below. 
 
 
Fig. 5. Equivalent Impedance method Flow Chart 
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Calculation of XCS and thus CS is also derived in a similar fashion by solving the 
quadratic equation (15) 
 
    
                                                                          
 
Where, 
 
       
   
  
    
 
    
      
 
  
 
 
  
                                                           
 
        
 
   
    
     
    
                                                                                          
 
 
         
      
  
            
 
    
  
    
  
        
 
   
   
        
 
  
 
 
  
                                                                                                            
15 
 
            
  
  
                                                                                                           
 
 
      
   
  
     
 
  
 
 
  
         
 
    
                                                            
 
   
      
  
                                                                                                                           
 
 
  
      
  
        
 
  
 
 
  
        
 
  
 
 
  
       
      
  
          
 
    
                                                                                                             
 
                
 
  
 
 
  
                                                                                   
 
The final set components obtained using this Equivalent Impedance method (using 
(6), (15), (24) and (33)) are listed in Table III. The corresponding S11 plots using 
these components are shown in Fig. 7 for high to low and low to high matching 
networks respectively. Therefore the proposed Equivalent Impedance method 
provides substantial improvement in matching performance both for off-chip and on-
chip case. The improvement is more prominent in on-chip case. 
 
 
2.2.2   Parasitic Absorption Method 
 
Another method to account the parasitic impact is altering the required source and 
load impedances depending on the component quality factor (component parasitic). 
Hence, instead of designing with component parasitic, those (parasitic) are absorbed 
into source and load impedances. The step by step procedure followed in this method 
is explained as an algorithm below. 
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Table IV 
Components values for cc-db-bp l-matching network using 
Parasitic absorption method. 
 
 H to L (500Ω to 50Ω) L to H (5Ω to 50Ω) 
QL, 
Qc 
Ls 
(nH) 
Cs 
(pF) 
Lp 
(nH) 
Cp 
(pF) 
Ls 
(nH) 
Cs 
(pF) 
Lp 
(nH) 
Cp 
(pF) 
∞, ∞ 26.5 0.59 14.8 1.06 2.65 5.89 1.47 10.6 
50, 100 24.6 0.63 13.2 1.17 2.62 5.73 1.71 9.11 
5, 30 13.3 1.17 8.02 1.94 6.45 2.42 4.53 3.44 
 
 
(a) High to Low: Off-Chip 
 
(b) High to Low: On-Chip 
 
(c) Low to High: Off-Chip 
 
(d) Low to High: On-Chip 
 
Fig. 7. S11 response of CC-DB-BP L-matching Networks with derived components 
using Parasitic Absorption Method 
 
 
 
 
 
Table V 
Derived component values using equivalent impedance 
Method for murata library. 
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Method H to L (500Ω to 50Ω) L to H (5Ω to 50Ω) 
Ls 
(nH) 
Cs 
(pF) 
Lp 
(nH) 
Cp 
(pF) 
Ls 
(nH) 
Cs 
(pF) 
Lp 
(nH) 
Cp 
(pF) 
Derived 23 0.7 13 1 2.8 5.1 1.7 7 
Absorption 23 0.6 13 1.1 3 5.1 1.7 6.8 
 
 
1)   Derive the narrow band L-matching network using ideal method. 
2)   Convert into CC-DB network using ideal frequency transformation. 
3)   Compute the equivalent resistance in series and parallel LC sections. The series-
parallel conversion is given in (42) and (43); 
 
   
       
  
                                                         
 
   
       
  
                                                         
 
4) Add equivalent resistance into source or load (which is nearby). This parasitic 
resistance is absorbed in to load and source. 
 
 
(a) High to Low: Off-Chip                                   (b)      High to Low: On-Chip 
 
Fig. 9. S11 and S21 response of CC-DB-BP L-matching Network using 
Murata Components derived by Equivalent Impedance method 
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(c) Low to High: Off-Chip                                    (d) Low to High: On-Chip 
 
Fig. 10. S11 and S21 response of CC-DB-BP L-matching Network using 
Murata Components designed by Absorption method 
 
      
 
 
   
 
 
   
 
 
  
                                              
 
                                                               
 
5) Derive again all components for the new source and load impedance using 
parasitic aware method given in the above subsection III-B. 
 
The obtained component values for CC-DB-BP L-matching circuit to match from 
500  to 50  and 5  to 50  are given in Table IV. The corresponding S11 plots are 
shown in Fig. 8 and 9. The result shows that the matching is improved from the lossy 
components circuit and frequency drifting also almost null even with low-Q case. 
Further, the proposed methods are validated using real components in the following 
subsection. 
 
2.2.3. Validation with Real Components 
 
The proposed impedance matching methods are validated using practical 
components from UMC 0.18um RF CMOS process (on chip) and Coilcraft and 
Murata (off chip) libraries.  The simulations are done using Cadence Spectre-RF 
19 
(onchip) and Agilent ADS (off-chip) simulation tools respectively.Coilcraft inductors 
of CCI 0402CS series which has a quality factor around 53 and GJM15 series of 
capacitors from Murata libraries are used. Onchip spiral inductors (Q=5) and MIM 
capacitors from UMC 0.18um RF CMOS process are used for onchip validation. 
The matching performance and insertion loss are plotted and verified in terms of 
input reflection (S11) and forward gain (S21). Obtained values for dual band 
matching using off-chip (Coilcraft and Murata) components are listed in Table V. 
The corresponding performances of off-chip networks are shown in Fig. 10 and 11. 
Derived component values for on-chip (UMC 0.18um RF CMOS) matching are 
listed in Table VI  
 
Table VI 
Derived component values using equivalent impedance 
Method for umc 0.18um library. 
 
Method H to L (500Ω to 50Ω) L to H (5Ω to 50Ω) 
Ls 
(nH) 
Cs 
(pF) 
Lp 
(nH) 
Cp 
(pF) 
Ls 
(nH) 
Cs 
(pF) 
Lp 
(nH) 
Cp 
(pF) 
Derived 10.7 1.44 6.52 2.39 5.51 2.83 3.86 4.04 
Absorption 13.2 1.17 8.02 1.94 5.46 2.85 3.78 4.13 
 
 
 
 
(a) High to Low: Off-Chip                                              (b)High to Low: On-Chip 
 
Fig. 11. S11 and S21 response of CC-DB-BP L-matching Network using 
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UMC 0.18um Components derived by Equivalent Impedance method 
 
(c) Low to High: Off-Chip                                   (d) Low to High: On-Chip 
 
Fig. 12. S11 and S21 response of CC-DB-BP L-matching Network using 
UMC 0.18um Components designed by Absorption method 
 
 
and its corresponding performance plots are given in Fig. 12, 13 respectively. 
From the result plots (Fig. 10 and 11) it is observed that the shift in frequency due to 
inherent parasitics of the real offchip components was considerable and this impact is 
almost eliminated by the proposed method. In on-chip scenario the matching 
performance has greatly improved. On the other hand, the insertion loss is more in 
on-chip implementation (Fig. 12 and 13). This is probably because of on-chip 
inductors have higher internal resistance which make the loss and is unavoidable. 
Further in the next section, the proposed method is applied for designing quad band 
L-matching network. 
 
 
2.3. Parasitic Aware Quad-Band Matching 
 
The design methods proposed in the above section are extended to design 
concurrent quad band L-matching network including the component parasitics. A 
typical concurrent quad band L-matching network which is shown in Fig. 14 is taken 
as example circuit for the design explanation.  
The transformation between frequencies and the ideal circuit design 
procedures are taken as given in [13]. GSM900, DCS1800, ISM2400 and WiFi-5GHz 
bands are considered for this design. The proposed Equivalent Impedance and 
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Parasitic Absorption methods for designing concurrent quad band L-matching network 
design is explained below.  
 
 
(a) High To Low 
 
(b) Low to High 
Fig. 13. Concurrent Quad Band L-matching Network 
 
2.3.1 Equivalent Impedance Method for Quad Band Network  
 
Initial steps in this design method are followed same as explained in Section III-B. Further 
the transformation is done to another frequency as well. The step by step procedure is 
given below as algorithm. 
1) Derive the narrow band L-matching network using PAT L-matching 
method for the frequency below. 
                                                                      
2) Convert this into concurrent dual band circuit using the 
method given in Section III-B for the frequency below. 
                                                                        
3) Do the back calculation for finding more accurate component 
values. 
4) Compute the quad band network components by ideal 
method for the below frequency. 
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Table VII 
Components values for quad-band network using equivalent impedance method at 450MHz, 
900MHz, 1.2GHz and 2.4GHz. 
 
 
 500Ω to 50Ω 5Ω to 50Ω 
QL, Qc ∞, ∞ 50, 100 5, 30 ∞, ∞ 50, 100 5, 30 
Lss (nH) 14.4 12.5 5.71 1.44 1.56 2.03 
Css (pF) 1.62 1.86 4.10 16.2 14.9 11.5 
Lsp (nH) 7.83 6.81 3.09 0.78 0.85 1.09 
Csp (pF) 2.99 3.32 7.58 29.9 27.5 21.3 
Lps (nH) 74.7 65.5 30.0 7.48 7.79 10.9 
Cps (pF) 0.31 0.35 0.78 3.13 3.0 2.15 
Lpp (nH) 40.0 35.5 16.2 4.05 4.22 5.90 
Cpp (pF) 0.57 0.66 1.44 5.78 5.55 3.97 
 
The derived component values for different frequency sets and quality factors are 
listed in Table VII and VIII. The corresponding matching performances are plotted 
in terms of (S11) and shown in Fig.15- 18. 
 
 
 
(a) High to Low: Off-Chip                                              (b) High to Low: On-Chip 
 
Fig. 16. S11 response of CC-QB HtoL L-matching Network with derived components using Equivalent Impedance method at 
900MHz, 1.8GHz, 2.4GHz and 5GHz 
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(c) Low to High: Off-Chip                                   (d) Low to High: On-Chip 
 
Fig. 17. S11 response of CC-QB LtoH L-matching Network with derived components using Equivalent Impedance method at 
900MHz, 1.8GHz, 2.4GHz and 5GHz 
 
Table VII 
Components values for quad-band network using equivalent impedance method at 450MHz, 
900MHz, 1.2GHz and 2.4GHz. 
 
 500Ω to 50Ω 5Ω to 50Ω 
QL, Qc ∞, ∞ 50, 100 5, 30 ∞, ∞ 50, 100 5, 30 
Lss (nH) 6.7 5.86 2.66 0.67 074 1.01 
Css (pF) 0.86 0.99 2.2 8.69 7.86 5.84 
Lsp (nH) 3.87 3.37 1.53 0.38 0.42 0.56 
Csp (pF) 1.51 1.73 3.82 15.1 13.6 10.4 
Lps (nH) 37.7 33.1 15.1 3.78 3.94 5.52 
Cps (pF) 0.15 0.17 0.38 1.55 1.48 1.02 
Lpp (nH) 21.7 19.0 8.73 2.17 2.27 3.02 
Cpp (pF) 0.26 0.30 0.67 2.69 2.58 1.89 
 
 
(b) High to Low: Off-Chip                                              (b) High to Low: On-Chip 
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Fig. 14. S11 response of CC-QB HtoL L-matching Network with derived components using Equivalent Impedance method at 
450MHz, 900MHz, 1.2GHz and 2.4GHz 
 
 
(c) Low to High: Off-Chip                                   (d) Low to High: On-Chip 
 
Fig. 15. S11 response of CC-QB LtoH L-matching Network with derived components using Equivalent Impedance method at 
450MHz, 900MHz, 1.2GHz and 2.4GHz 
 
 
2.3.2. Parasitic Absorption Method for Quad Band Network 
 
Initial steps in this design method are followed same as explained in Section III-C 
till the dual band extension. Further the quad band is done by another frequency 
transformation. The step by step procedure is given below as an algorithm. 
1) Derive the narrow band L-matching network using ideal method for the 
frequency. 
                                                                  
 
2) Convert into concurrent dual band network using ideal frequency transformation 
for the frequency. 
                                                                  
3) Convert into concurrent quad band network using ideal frequency transformation 
for the frequency. 
                                                                                     
 
4) Compute the equivalent resistance in all series and parallel LC sections using (42) 
and (43) and transform into convenient form. 
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5) Add equivalent resistance into source or load (which is nearby). This parasitic 
resistance is absorbed in to load and source. 
      
 
 
         
 
 
    
 
 
    
 
 
  
                                                                      
 
                
 
 
    
 
 
    
                                                                            
Table VIII 
Components values for quad-band network using Parasitic Absorption method at 
900MHz, 1.8GHz, 2.4GHz and 5GHz. 
 500Ω to 50Ω 5Ω to 50Ω 
QL, Qc ∞, ∞ 50, 100 5, 30 ∞, ∞ 50, 100 5, 30 
Lss (nH) 6.7 5.86 2.66 0.67 074 1.01 
Css (pF) 0.86 0.99 2.2 8.69 7.86 5.84 
Lsp (nH) 3.87 3.37 1.53 0.38 0.42 0.56 
Csp (pF) 1.51 1.73 3.82 15.1 13.6 10.4 
Lps (nH) 37.7 33.1 15.1 3.78 3.94 5.52 
Cps (pF) 0.15 0.17 0.38 1.55 1.48 1.02 
Lpp (nH) 21.7 19.0 8.73 2.17 2.27 3.02 
Cpp (pF) 0.26 0.30 0.67 2.69 2.58 1.89 
 
 
6) Derive again all components for the new source and load impedance using 
parasitic aware method given in the above subsection III-B for !m and !r1. 
7) Finally make an ideal dual to quad band transformation for wr2. Obtained 
components for high to low and low to high matching using the quad band 
absorption method are listed in Table IX and X. The corresponding S11 profiles are 
shown in Fig. 19 - 22 respectively. 
 
2.3.3  Validation with Practical Components 
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The practical implementation of the proposed method for quad band matching is 
done in the same way as in dual band. The practical components (same as dual band) 
from UMC 0.18um RF CMOS process (on chip) and Coilcraft and Murata (off chip) 
libraries are used here as well. Frequency range is a crucial issue in this 
implementation. The quality factor of offchip capacitors are more frequency 
dependent due to the complexity of its internal parasitics (equivalent circuit) [?]. 
Due to this, when the desired bands are widely separated the matching will be 
imperfect. On the other hand, self resonance frequency (FSR) of high value on-chip 
inductors are considerably low. This limits their usage in lower frequencies. Hence, 
designing for same frequencies in both on-chip and off-chip scenario with practical 
components available in present day will be a difficult task. Though it is a trade off 
in frequency selection ISM450, GSM900, GPS1200 and ISM2400 frequency bands 
are chosen for validation which will give better performance in off-chip scenario. 
 
The obtained components for off-chip and on-chip categories are listed in Table XI. 
The corresponding S11 and S21 plots for the same are shown in Fig. 23 and 24. The 
results show that the proposed method is giving better performance in off-chip 
scenario. In on-chip case, the matching improvement is less and in selective 
frequencies. This kind of response may be due to lower self resonance frequencies 
of high value inductors. This issue can be taken in future for further improvement. 
 
TABLE XI 
COMPONENTS VALUES FOR QUAD-BAND NETWORK USING COILCRAFT, 
MURATA AND UMC 0.18UM LIBRARIES 
     
Method Equivalent Absorption Equivalent Absoption 
Lss (nH) 12.0 12.0 2.03 1.9 
Css (pF) 1.80 1.8 11.5 11.2 
Lsp (nH) 6.8 6.8 1.10 1.08 
Csp (pF) 3.0 3.3 21.3 21.7 
Lps (nH) 68.0 68.0 10.9 11.0 
Cps (pF) 0.3 0.3 2.15 2.09 
Lpp (nH) 36.0 36.0 5.89 6.0 
Cpp (pF) 0.5 0.5 3.97 3.85 
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(a) Equivalent                                                                           (b) Absorption 
 
Fig. 22. S11 and S21 response of CC-QB-BP L-matching Network using Coilcraft, Murata Components 
 
(c) Equivalent                               (d) Absorption 
 
Fig. 23. S11 and S21 response of CC-QB-BP L-matching Network using UMC 0.18um Components designed 
 
 
2.4 Conclusion 
 
The proposed two methods, Equivalent Impedance method and Parasitic 
Absorption method, for designing concurrent multi-band L-matching networks 
including the component non-idealities. Both methods show better performance in 
terms of matching quality and frequency even with low quality factor components.  
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3 Broadband impedance matching 
3.1 Introduction 
 
 In broadband RF circuits, the matching has to be achieved over a band of 
frequencies. There are different approaches proposed for broadband matching. One 
among is using LC-sections (Lowpass and Highpass). LC-sections are cascaded to 
obtain broader bandwidth. With cascaded sections, the lowest Q (and widest 
bandwidth) is achieved when the intermediate impedance is the geometric mean of 
the source and load impedances. 
 
3.2 Broadband matching design using Filter Design Approach 
 
The filter synthesis approach to broadband impedance matching network 
design usually involves mapping, a frequency domain transformation to the desired 
pass band. Perhaps the most well known frequency transformation is the Lowpass to 
Bandpass. 
     
  
 
 
 
  
                                                               
Where,    
     
     
  f1, f2 are corner frequencies. 
                                               
  
Fig 3.1: Transformation from Lowpass LC-section to Bandpass network 
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The feature of mapping is that it allows network conversions on an element-
by-element impedance basis. Consider an inductor of Lowpass complex impedance 
SL. Two impedance terms results when equation () is applied:  
     
 
 
   
  
                                                                         
The first term appears to be capacitor and second term behaves as an 
inductor. 
Hence, a series LC branch results from a Lowpass inductor. Similarly, a 
capacitor of Lowpass map into parallel LC branch. 
In Figure 2, ωc is the center frequency of the target frequency range defined as  
   
       
 
    
  
 
                                                  
 
BW is the bandwidth required for the target circuit. Note that ωH and ωL are 
the upper and lower stop frequencies respectively. Parameter r is defined by ωc/BW. 
Since we are interested in signal reflection and not the 3dB bandwidth, the  center 
frequency is chosen as ωc, unlike the general bandpass  filter development 
procedure [5], which defines 
  
                                                                                     
 
 The bandpass filter synthesized with the center frequency ωc has minimum power 
reflection at the center frequency so that it satisfies the impedance match over the 
entire target bandwidth at the cost of small gain reduction in the upper frequency 
range. 
 
The design of broadband matching is detailed by an example.  
Design broadband impedance matching from 50Ω to 20Ω with fL=600MHz 
and fU=2.6GHz. 
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Step 1: Design Lowpass network from parasitic aware technique at  
                                                                     
Broadband design  technique must consider the entire frequency band in the 
design procedure. It is usually sufficient to work with the center and end 
frequencies. 
Step2: Transform Lowpass to bandpass  by replacing inductor with series LC 
branch and capacitor by shunt LC branch. 
Step 3: Obtain the transformed components from impedance equivalent 
method at 
      
  
 
                                                         
 
Fig 3.2: s11 plot for High to Low bandpass network  for R1=50, R2=20 
 
3.3 Transformation of LC-section to Bandpass network 
 
Cascaded LC-section with source impedance R1 and load impedance R2 is 
transformed to bandpass by replacing inductor with series LC branch and capacitor 
with shunt LC as shown in fig 17. 
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Fig 3.3: Cascaded Highpass with Lowpass transformed to bandpass 
        The component values are tabulated in table. The parasitic aware technique as 
been used to obtain LC values.  
 
 
 
 
Fig 3.4: S11 plot for transformed Bandpass network 
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 L1 C1 L2 C2 L3 C3 L4 C4 
Ideal 3.21 9.72 30.9 1.01 4.06 7.69 38.9 0.83 
QL=5,Qc=30 3.48 8.97 24.7 1.26 4.40 7.10 31.3 0.99 
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3.4 Proposed Band Stretching method   
 
In band stretching technique the cascaded LC section are designed for different 
cutoff frequencies. The Lowpass LC section are designed at higher cutoff frequency 
fH and the highpass LC section with low cutoff frequency fL 
Procedure: 
Step 1: consider the minimum input reflection coefficient over the band, 
For example,  S11 <  -10dB 
Step2:   Calculate load impedance ZL=ZLreal+j ZLimg from given minimum S11 
           
     
     
                                                              
Where  ,  Zs=50 ohm 
 
The component reactance are given in equation (62) and (63). Where wH and wL 
are the Higher and Lower cutoff frequency respectively. 
Step3: 
               
    
 
     
                                                                   
    
 
     
                                                                    
 wH   and   wL for maximum band stretching so that the band should not be  above 
the given S11= -10dB 
Step4:     ZLimg= f(wH, wL) 
   ZLreal= f(wH, wL)  
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From above equation we can get wH and wL. Calculate Lp,Cs, Ls,Cp from wH and 
wL 
The reflection coefficient   S11 is given by 
    
     
     
                                                                                                                       
The input reflection coefficient should be less than          . 
         
     
     
                                                                                                            
The load impedance for S11(min) is given by 
           
     
     
                                                                                                       
       ZL 
 
Highpass            Lowpass 
The load impedance is in the form of  ZL=ZLreal + j ZLimg 
Zreal and Zimg equation for cascaded Highpass and Lowpass network is given as 
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Since we know the ZL real and ZL img for given S11(min),  higher cutoff frequency 
fH and lower cutoff frequency fL can be calculated for a given centre frequency.  
 
Fig 3.5: S11 plot for cascaded Highpass and Lowpass network 
 
For given example S11(min) = -10dB ,  Zs=50Ω , the S11 plot is shown in fig. 3.5. 
the center frequency is 900MHz, the calculated fL and fH are 650MHz and 1.7GHz. 
The entire band is below the given S11 
 
3.5 Conclusion 
 
         The LC Ladder network are designed using Band stretching technique for given 
input reflection coefficient. Uniformity over a band can be obtained from this technique. 
0 0.5 1 1.5 2 2.5
x 10
9
-18
-16
-14
-12
-10
-8
-6
-4
-2
0
Frequency
S
11
 in
 d
b
Minimum s11= -10db at 
center frequecy 
35 
4 Parasitic impact on Broadband 
impedance matching 
 
4.1 Introduction 
 
In narrow band matching the impact of parasitic are significant. Component parasitic 
degrades the matching performance. To improve the matching performance different 
generic design approaches are proposed [1]. The impact of these components 
parasitic is detailed by considering Lowpass L-section. Consider the Lowpass L-
section 
 
Fig 4.1: Lowpass L-section 
The real impedance of Lowpass L-network is given by, 
      
     
           
  
    
           
 
              
 
                   
 
The imaginary impedance, 
      
                       
   
  
 
 
         
 
     
   
  
 
                            
 
In real impedance equation, the observation is that, the Quality factor of inductor is 
present in almost all terms which is the cause for degradation in reflection 
R1 R2Cp
1
2
Ls
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coefficient for real components shown in s11 plot fig. The slight frequency shift in 
practical case is because of QL in imaginary impedance. 
 
Fig 4.2: s11 plot of Lowpass L-section for on-chip case(QL=5) 
 
Real impedance 
 
Imaginary impedance 
Fig 4.3: Impedance plot of Lowpass L-section for on-chip case(QL=5) 
 
The matching performance in narrowband degrades in real environment. It can be in 
seen in reflection coefficient plot S11. The observation is that the impact of 
component parasitic in narrowband matching is more. 
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Broadband matching can be achieved from LC ladder approach and by Filter design 
approach. Further will discuss the impact of component parasitic on broadband 
impedance matching performance. 
 
4.2 Cascade of LC-sections 
 Cascading LC-sections can lead to Low Q in turn increases the bandwidth. The 
unloaded quality factor is inversely proportional to bandwidth. Peaky response will 
achieve from high Q. 
  
  
  
                                                                        
 4.2.1  Cascade of two LC-section 
Let us consider the Cascade of Highpass to Lowpass LC-section with a lossy 
inductor whose losses are modeled as a small series resistance   . Usually the 
inductor losses are specified in terms of quality factor (QL). The relation between r 
and QL is given as    
  
  
. 
 
Fig 4.4: Highpass network is cascaded with Lowpass network 
In Highpass L-network the source impedance R1 is matched to intermediate 
impedance Ri, which is the geometric mean of R1 and load impedance R2. This 
intermediate impedance is matched to load by Lowpass network. The intermediate 
resistance, 
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Both capacitor and inductor are lossy, in general the inductor loss dominate the 
overall loss in a matching network. In this section we analyze the effect of inductor 
with finite quality factor on the reflection coefficient of the broadband matching 
network. 
 
The real impedance is given by, 
     
 
       
    
    
          
 
 
     
  
  
     
     
                    
  
             
     
  
  
    
         
     
  
  
          
 
   
   
                                            
 
  
     
  
 
      
  
                                 
 
     
 
In real impedance equation 
     
  
  
  can be approximated to 1 since   
   . The 
terms which are multiplied or divided by    are of 10
-3
 range, hence the impact of 
   is less. 
The simplified expression after equating 
     
  
  
    and neglect    which the 
multiplier or divider of small value is given as, 
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For example, a broadband matching network with source impedance of 50Ω and 
load impedance of 20Ω, the real impedance for ideal values at desired frequency is, 
 
      
                                               
                                               
                 
      
       
   
 
        
   
 
       
           
       
   
 
      
   
 
       
   
 
       
    
                
As Q increases the first and second terms in the numerator and first, second and 
third terms in the denominator will give negligible values hence can be neglected.  
The expression becomes, 
      
       
           
       
    
 
The simplified expression of real impedance equation, 
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The above equation can be rewritten as 
     
 
       
    
    
          
 
                         
                  
 
   
   
                                                       
 
     
    
 
                                                     
                         
 
    
                                                       
  
 
 
Observation made from the equation is that the first term in the numerator and in the 
denominator are frequency independent. Those terms variation with respect to 
frequency is very less shown in figure 7.  
 
  
 
Fig 4.5: Real impedance term varies with frequency 
In Zreal equation, the terms which are less effected by QL are neglected. 
Hence landed with simplified expression for Zreal (11). The simplified and  
complete expression are compared in on-chip case as well as in off-chip case. The 
comparison plots are shown in figure 8.  Off-chip case the simplified equation is 
exactly giving the same results as the  complete equation. It means the terms which 
are neglected Zreal equation are less prominent.   
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Fig 4.6: Comparision of simplified and complete expression 
Imaginary impedance equation is 
     
 
      
                                                         
                                                   
      
                                
  
                                     
   
                                              
 
                   
                                     
 
Parasitic effect of capacitor is not much prominent, hence not considered in the load 
impedance equation. 
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Fig 4.7a: Imaginary impedance for on-chip 
(QL=5) 
 
Fig 4.8a: S11 plot for on-chip case(QL=5,Qc=30) 
 
 
Fig 4.7b: Imaginary impedance for off-chip 
(QL=50) 
 
Fig 4.8b: S11 plot for off-chip 
case(QL=50,Qc=100) 
 
Reflection co-efficient S11 plot for on-chip and off-chip are shown in fig 10. the 
conclusion drawn from s11 plot is that the impact of component parasitic in 
broadband matching is less compared to narrowband.  
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4.2.2  Cascade of three L-section 
The output of highpass network is given as input to lowpass network and its output 
is given to second highpass network as input. The source impedance R1 is matched 
to intermediate impedance Ri1, which lies between highpass and lowpass. The Ri1 
is matched to intermediate impedance Ri2, and this Ri2 is matched to load 
impedance R2, as shown in figure. 
Matching to intermediate resistance will lead to low Q. Hence broader bandwidth. 
 
Fig 4.9: Cascade of three LC- sections 
The condition for this network is               
The real impedance equation is given as, 
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 Those terms impact will be less on impedance. 
  
Fig 4.10 : S11 plot for cascade of three L-section in On-chip and off-chip case 
 
4.3 Filter design approach 
The improvement in the matching performance from the parasitic aware 
technique is less compared to narrow band matching shown in fig 16.  
The real impedance equation, 
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4.4 Impedance inverting technique (Norton transform) 
Once we design a bandpass filter with Rin_eq terminated at both the ends, Rin_eq at 
the input side should be transferred to Zs with an impedance inverter as shown in 
Figure 13. 
 
 
 
Fig 4.11: Replacing an inductor with three inductors using Norton transform 
 
46 
Freq   fH=5G, fL=0.7G L1 (nH) L2 (nH) L3 (nH) C1 (pF) C2 (pF) 
Ideal 0.36 11.5 -3.52 0.17 3.35 
QL=50, QC=100 0.37 11.8 -3.60 0.17 3.46 
QL=5,QC=30 0.29 9.34 -2.84 0.21 3.72 
 
Step 1: Matching source impedance R1 to load impedance R2 using Lowpass 
network at w0 
         
Where wH=upper frequeny, wL=Lower frequency 
Step 2: Transform lowpass to bandpass by replacing inductor to series LC and 
capacitor to parallel LC.  Calculate the transformed values using PAT. 
Step 3: Replace parallel inductor L2 with three inductor 
L3=L2 (n-1)/n        L1=L2 (1-n)/n
2      
    L2=L2/n
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Fig 4.12: S11 plot of  Norton transformed network 
 
Since we addressed Rin_eq to be smaller than Zs, inverting factor n in Figure 13 is 
less than unity, so that the inductance L2(n-1)/n, which is connected to L1 in series, 
is a negative value resulting in a smaller gate inductance Lg. In general, Rin_eq is 
not very small when compared to Zs, thus n is very close to unity according to the 
definition in eq s n R Z _ = . As a result, the other series inductor, L2(1-n)/n2, 
becomes small enough to be implemented either as a simple line in the layout or as a 
bonding wire. 
 
4.5 Analysis of parasitic impact on Asymmetrical filters 
The use of asymmetrical bandpass LC filters as input matching networks for 
wideband impedance matching allows simpler structures for the matching of 
unequal resistances, some voltage gain and stronger attenuation at high frequency. 
In this section the parasitic impact on matching performance for asymmetrical 
networks is investigated[ ]. 
 
Fig 4.13: Second order asymmetric filter 
 
The real impedance equation is given by 
      
   
  
 
         
   
  
 
                     
      
  
 
    
  
 
 
The imaginary equation, 
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Fig 4.14: Real and imaginary impedance plot 
 
The effect of parasitic on broadband matching using asymmetrical network are less 
is verified by considering an example. Assume values are normalized by w. Let 
R1=1ohm and R2=2 ohm. The Zreal expression is given by, 
Zreal  
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Fig 4.15: Imaginary impedance plot 
  
Fig 4.16: Real impedance plot 
 
The QL terms whose effect is less are removed frrom z_real equation. The 
simplified equation is shown in   
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Zreal  
 xc2   2  
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Fig 4.17: Complete and simplified impedance equation 
 
The z_real equation can be simplified to  
Zreal  
 xc2  2
 2   xc2  xc  xL   
 
 
4.4 Conclusion 
The observation from the analysis on broadband impedance matching network is 
that, the impact of component parasitic are less compared to narrow band impedance 
matching. 
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5. Conclusion and Future work 
 
5.1 Conclusion 
 
This thesis proposed two methods, Equivalent Impedance method and Parasitic 
Absorption method, for designing concurrent multi-band L-matching networks 
including the component non-idealities. Both methods show better performance in 
terms of matching quality and frequency even with low quality factor components. 
Also the proposed methods were validated in practical environment for different 
impedances and on-chip and off-chip cases. These design methods are also extended 
for quad band matching. The proposed method can extended for broadband 
matching network design in future. 
 
In this document a new methodology for designing Broadband impedance matching 
network as been proposed. From this technique a flat band can be obtained. Band 
can be stretched for given input reflection coefficient. Also the impact of component 
parasitic of broadband impedance matching network is analyzed and showed that the 
impact is less compared to narrowband. 
 
5.2 Future Work 
 
 PCB of the, Dual band impedance matching network and broadband 
matching network. 
 Analysis of parasitic impact on all broadband impedance matching 
network 
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